Amendments to the Claims:

This listing of claims will replace all prior versions and listings of claims in the application:

Listing of the Claims:

1-28. (Canceled)

29. (Previously Presented) A method of executing a sequence of instructions comprising: determining a predicted predicate value (PPV) for a predicate;

conditionally executing a predicated instruction depending on the PPV; executing a COMPARE instruction to determine an actual predicate value (APV) for the predicate;

comparing the APV to the PPV; and flushing a pipeline if the APV and the PPV are unequal.

- 30. (Previously Presented) The method of claim 29, further comprising executing the predicated instruction after flushing the pipeline.
- 31. (Previously Presented) The method of claim 29, wherein flushing the pipeline comprises flushing only a backend portion of the pipeline.

Appl. No. 09/973,429

32. (Previously Presented) The method of claim 29, further comprising updating historical information corresponding to the predicate in a predicate history table after comparing the APV to the PPV.

43³

- 33. (Previously Presented) The method of claim 29, wherein conditionally executing the predicated instruction includes executing the predicated instruction if the PPV is true.
- 34. (Previously Presented) The method of claim 29, wherein conditionally executing the predicated instruction includes treating the predicated instruction like a no-op if the PPV is false.
- 35. (Previously Presented) A processor comprising:
 - a predicate history table;
 - a register file; and
 - a predicted predicate value (PPV) calculator having a first input coupled to an output of the predicate history table and a second input coupled to an output of the register file.

36. (Previously Presented) The processor of claim 35, further comprising:

a IP select circuit having an output coupled to the predicate history table;

(h) 5

a register select circuit having an output coupled to the register file; and

an instruction decoder having an output coupled to input of the IP select circuit and the register select circuit.

- 37. (Previously Presented) The processor of claim 35, further comprising a pipeline having a PPV input coupled to an output of the register file and an actual predicate value (APV) output coupled to an input of the predicate history table.
- 38. (Previously Presented) The processor of claim 37, further comprising an XOR gate having a first input coupled to the APV output of the pipeline, a second input coupled to an output of the register file, and an output coupled to a flush input of the pipeline.

39. (Previously Presented) A processor comprising:

a predicate history table to store historical information associated
with a predicate; and
a predicted predicate value (PPV) calculator to calculate a PPV.

- 40. (Previously Presented) The processor of claim 39, further comprising a speculative predicate register file to store the PPV.
- 41. (Previously Presented) The processor of claim 40, further comprising a pipeline to receive the PPV, and to conditionally execute a predicated instruction depending on the PPV.
- 42. (Previously Presented) The processor of claim 39, further comprising a pipeline to receive the PPV, and to conditionally execute a predicated instruction depending on the PPV.
- 43. (Canceled)
- 44. (Previously Presented) The processor of claim 39, wherein the calculator includes a selector to, based on a confidence level, select the PPV to be based on historical information.

45. (Previously Presented) A system comprising:

memory to store a predicated instruction;

a bus to transfer the predicated instruction from the memory; and
a processor to receive the predicated instruction and to calculate a
predicted predicate value (PPV) for the predicate.

- 46. (Previously Presented) The system of claim 45, wherein the processor comprises a predicate history table to store historical information associated with the predicate.
- 47. (Previously Presented) The system of claim 46, wherein the processor further comprises a pipeline to receive the PPV, and to conditionally execute the predicated instruction depending on the PPV.
- 48. (Previously Presented) The system of claim 45, wherein the processor further comprises a pipeline to receive the PPV, and to conditionally execute the predicated instruction depending on the PPV.
- 49. (Previously Presented) The system of claim 45, wherein the memory is main memory and the bus is a system bus.

50. (Previously Presented) The system of claim 45, wherein the memory is external memory.